

VDKTE

Rosetta 10ADT/10ADTG

LA-9869P REV 0.3 Schematic


AMD APU RICHLAND FP2 / FCH BOLTON-M3

Sun Pro M2

www.rosefix.com

2013-02-04 Rev 0.3

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.3
				Document Number	
				LA-9869P	
				Date:	Monday, February 04, 2013
				Sheet	1 of 50



GCLK
SLG3NB283VTR (UMA)
page 29

GCLK
SLG3NB302VTR (DIS)
page 29

RTC CKT.
page 19

DC/DC Interface CKT.
page 37

Power Circuit DC/DC
page 38, 39, 40, 41, 42, 43,
44, 45, 46, 47, 48, 49


Power On/Off CKT.
page 36

LAN/USB board
LS-9861P
page 30

PWR/B
LS-9862P
page 36

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	Block Diagrams
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT TO OTHER DEPARTMENT OR OUTSIDE OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9869P
				Date	Monday, February 04, 2013
				Sheet	2 of 50

www.vinallix.vn



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D OR ANY OTHER DEPARTMENT OR DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				LA-9869P
				Date
				Monday, February 04, 2013
				Sheet
				3 of 50
				Rev
				0.3

Voltage Rails

(O MEANS ON X MEANS OFF)

power plane State	+RTCVCC	B+	VL +3VL	+5VALW +3VALW	+1.5V	+5VS +3VS +2.5VS +1.5VS +1.2VS +1.1VS +0.75VS +APU_CORE +APU_CORE_NB +1.1VALW
S0	O	O	O	O	O	O
S1	O	O	O	O	O	O
S3	O	O	O	O	O	X
S5 S4/AC	O	O	O	O	X	X
S5 S4/ Battery only	O	O	O	X	X	X
S5 S4/AC & Battery don't exist	O	X	X	X	X	X

BTO Option Table

Function	APU		FCH		GPU	
description			Bolton			
explain	R1	R3	R1	R3	R1	R3
BTO			BOLTONR1@	HUDM3R3@		

Function	3D sensor	KB LED	Clock		UMA/DIS	
description		K			1G	U
explain	G-sensor	KB LED	Green Clock	No Green Clock	DIS	UMA
BTO	GSENSOR@	KBL@	GCLK@	NOGCLK@	VGA@	UMA@

Function	Panel			
description	S	D		
explain	LVDS	eDP		
BTO	LVDS@	IEDP@		

FCH SM Bus Address (SCL0/SDA0)

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 000X b
+3VS	DDR SO-DIMM 1	A2 H	1010 001X b
+3VS	WLAN		

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b
+3VL	Charger	12 H	0001 0010 b

EC SM Bus2 Address

Power	Device	HEX	Address
+3VL	SB-TSI	98 H	1001 1001 b
+3VS	G-Sensor	40 H	0100 0000 b
+3VS	VGA Thermal	82H	1000 0010 b



EC SM Bus3 Address

Power	Device	HEX	Address
+3VS	LVDS Translator	94 H	1001 0100 b

STATE	SIGNAL	SLP_S3#	SLP_S5#
Full ON		HIGH	HIGH
S1 (Power On Suspend)		HIGH	HIGH
S3 (Suspend to RAM)		LOW	HIGH
S4 (Suspend to Disk)		LOW	HIGH
S5 (Soft OFF)		LOW	LOW
G3		LOW	LOW

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTS AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9869P	0.3
				Date: Monday, February 04, 2013	Sheet 4 of 50

www.vinallix.vn





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2013/01/22		Deciphered Date		2014/01/21		Title		AMD Trinity FP2 / GFX / UMI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size		Rev	
CUSTOMER		LA-9869P		Date		Monday, February 04, 2013		Sheet		5 of 50	

<10> DDR_A_DQS[0..7]

<10> DDR_A_DQS# [0..7]


<11> DDR_B_DQS[0..7]

<11> DDR_B_DQS# [0..7]





EVENT# pull high

0.75V Reference Voltage




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTOMER OF THE COMPETENT DIVISION OF FACTORY AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				AMD Trinity FP2 DDRIII I/F
MAY BE USED FOR DISCLOSURE TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-9869P
Date: Monday, February 04, 2013				Rev 0.3
Sheet 6 of 50				

LVDS/eDP

CRT
(To FCH)


HDMI





100MHz (SS)



100MHz (Non-spread spectrum)



Close to JHDT



UAPUD

DISPLAY PORT 0

DISPLAY PORT 1

DISPLAY PORT 2

CLK

SER.

CTRL

JTAG

SENSE

TRINITY-A8-SERIES_BGA813
5745R1@Aux signal are re-configured as I2C signals for DDC
APU AUX pin are 3.3V tolerant

LVDS

CRT (To FCH)

HDMI

3.3V Tolerance

TEST

CLK

SER.

CTRL

JTAG

SENSE

RSVD

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE

SENSE


SENSE

SENSE



SENSE

SENSE

SENSE



For 2132R



APU TEST18

APU TEST19

APU TEST20

APU TEST21

APU TEST22

APU TEST23

APU TEST24

APU TEST25

APU TEST26

APU TEST27

APU TEST28

APU TEST29

APU TEST30

APU TEST31

APU TEST32

APU TEST33

APU TEST34

APU TEST35

APU TEST36

APU TEST37

APU TEST38

APU TEST39

APU TEST40

APU TEST41

APU TEST42

APU TEST43

APU TEST44

APU TEST45

APU TEST46

APU TEST47

APU TEST48

APU TEST49

APU TEST50

APU TEST51

APU TEST52

APU TEST53

APU TEST54

APU TEST55

APU TEST56

APU TEST57

APU TEST58



APU TEST59

APU TEST60

APU TEST61


APU TEST62

APU TEST63




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title
				AMD Trinity FP2 PWR / GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9869P
				Rev 0.3
				Date: Monday, February 04, 2013
				Sheet 8 of 50


SB-TSI




Panel PWM



eDP Panel ENVDD











eDP Panel ENBKL



Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	LA-9869P
Date:				Monday, February 04, 2013	Rev 0.3
Sheet				9	of 50

www.vinfix.vn







DDR3 SO-DIMM A Reverse Type



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	DDRIII-SODIMM0
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HONG KONG COMPAL ELECTRONIC, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9869P
MAY BE USED FOR DISCLOSURE TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Monday, February 04, 2013
				Sheet	10 of 50


www.vitalix.vn

DDR3 SO-DIMM B Reverse Type



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FACTORY DEPARTMENT OR CUSTOMER. ANY DISCLOSURE OF THIS SHEET OR THE INFORMATION IT CONTAINS MAY BE USED TO DISCLOSE TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9869P
				Date: Monday, February 04, 2013
				Sheet 11 of 50

www.vitalix.vn



Primary Memory Aperture Size Requested at PCI Configuration			
Size of the Primary Memory Apertures	ROM_CONFIG [2:0]		
128 MB	000		
256 MB	001		
64 MB	010		
Reserved	011		
512 MB	Not supported		
1 GB	Not supported		
2 GB	Not supported		
4 GB	Not supported		

Mars MLPS configuration			
Bits[5:1]	PU(1k)	PD(1k)	Cap
xx000	NC	4.75k	
xx001	8.45k	2.00k	
xx010	4.53k	2.00k	
xx011	6.99k	4.99k	
xx100	4.53k	4.99k	
xx101	3.24k	5.62k	
xx110	3.40k	10.0k	
xx111	4.75k	NC	
00xxx			680nF
01xxx			82nF
10xxx			10nF
11xxx			NC

Pin Name	Type	PD/PU	Description
GPIO_0	I/O 3.3 V (VDDR3)	PD-reset	Power-state indicator. Permits the voltage regulator to activate power-saving features. IF VR Support PS1# and DPRSLPVR PU 10K to +3VGS. PS1# : low load current flag DPRSLPVR : Deeper sleep enable flag
GPIO_5_AC_BATT	I/O 3.3 V (VDDR3)	PD-reset	(Optional) An input which allows the system to request a fastpower reduction by setting GPIO_5_AC_BATT to low (0 V). The resulting state transition may disturb the display momentarily. Power reductions that are less time critical should use the standard software methods in order to prevent display disturbances.
GPIO_6	I/O 3.3 V (VDDR3)	PD-reset	Voltage control signals for the core (VDDC and VDDCI). At reset, these signals will be inputs with weak internal pulldown resistors. The VBIOS can define all voltage-control signals to be either 3.3-V or open-drain outputs (all signals must be the same type). The output states (high/low) of these pins are programmable for each AMD Powerplay state when they are used as voltage control signals. Note: GPIO_29 and GPIO_30 are only available on 28-nm ASICs, and are NC on earlier generation ASICs.
GPIO_10_ROMSD			Serial-ROM output from ROM. General purpose I/O or open-drain output. Design: No use external VGA ROM, so use the test point.
GPIO_9_ROMSI			Serial-ROM input to ROM. General purpose I/O or open-drain output.
GPIO_10_ROMSCK			Serial-ROM clock to ROM. General purpose I/O or open-drain output.
GPIO_22_ROMCSB	O 3.3 V (VDDR3)	PD-reset	BIOS-ROM chip select. Used to enable the ROM for ROM read and program operations. Design: No use external VGA ROM, so use the test points
GPIO_17_THERMAL_INT	I/O 3.3 V (VDDR3)	PD-reset	Thermal monitor interrupt. An input from an external temperature sensor (ALERTb).
GPIO_19_CTF	O 3.3 V (VDDR3)	PD-reset	Critical temperature fault (CTF) (active high) will output 3.3 V if the on-die temperature sensor exceeds a critical temperature so that the motherboard can protect the ASIC from damage by removing power. The CTF setpoint is 109°C by default, and is programmed during ASIC initialization. See the advisory for AMD Powerplay states for more details.
GPIO_21	I/O 3.3 V (VDDR3)	PD-reset	(Optional) Voltage control signal for the memory-voltage regulator. Note: This signal must be low (0 V) at reset (failure to do so will prevent booting).
GPIO_28_FDO	I/O 3.3 V (VDDR3)	PD-reset	Disable MLPS: PU 10K ohm to 3.3V. (Do not install for Mars) Enable MLPS: PD 10K ohm to GND. (Install for Mars)
CLKREQB	O		Supports the CLKREQB feature for saving power to turn on/off the MBECLK to the ASIC.
PK_EN	O	PD	On/off regulator switch in AMD PowerXpress? (switchable graphics) BACO mode. High (3.3 V) switches the regulators off (enter BACO mode). Low (0 V) switches the regulators on. (Default) PK_EN is tri-state before internal TEST_PG is asserted and PERST# is deasserted.

MLPS

MLPS Bit	Strap Name	Legacy	Description	Settings
PS_0[1]	ROM_CONFIG[0]	GPIO[13:11]	If BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. If BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size. Refer to current databooks for details.	001
PS_0[4]	N/A	GENLK_VSYN	Reserved for internal use only. Must be 1 at reset.	1
PS_1[1]	STRAP_BIF_GENA_ENA	GPIO_2	Re-defined strap to indicate PCIe GEN3 capability. 1 = PCIe GEN3 supported. 0 = PCIe GEN3 not supported.	0
PS_1[2]	STRAP_BIF_CLK_PM_EN	GPIO_8	Re-defined strap to indicate PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQB). 0 = The CLKREQB power management capability is disabled 1 = The CLKREQB power management capability is enabled	0
PS_1[3]	N/A	GENLK_CLK	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	TX_PWRS_ENB	GPIO_0	Transmitter (Tx) power savings enable. 0 = 50% Tx output swing. 1 = Full Tx output swing.	1
PS_1[5]	TX_DEEMPH_EN	GPIO_1	PCI EXPRESS transmitter, deemphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	1
PS_2[1]	N/A	N/A	Reserved.	0
PS_2[2]	N/A	N/A	Reserved.	0
PS_2[3]	BIOS_ROM_EN	GPIO_22	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	0
PS_2[4]	BIF_VGA_DIS	GPIO_9	VGA disable determines whether or not the card will be recognized as the system's VGA controller. 0 = VGA controller capacity enabled. 1 = The device will not be recognized as the system's VGA controller.	0
PS_2[5]	N/A	N/A	Reserved.	0
PS_3[1]	BOARD_CONFIG[0]	N/A	Board configuration related strapping (such as memory ID).	Base on VRAM ID
PS_3[2]	BOARD_CONFIG[1]	N/A		
PS_3[3]	BOARD_CONFIG[2]	N/A		
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]	N/A	Together with PS_0[5] form the three-bit strap option to indicate the number of audio-capable display outputs. In a given ASIC there are as many endpoints as there are digital display outputs, though not all outputs are audio capable. 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable.	111
PS_3[4]	AUD_PORT_CONN_PINSTRAP[1]			
PS_3[5]	AUD_PORT_CONN_PINSTRAP[2]			
PS_3[6]	AUD_PORT_CONN_PINSTRAP[3]			

For MBECLK 1080	brand	Description	Comment	PS_3[3:1]	R _{pu} (ohm)	R _{pd} (ohm)
gDDR3-2Gbit	skhynix	H5TQ2G63DPR-N0C	1.5V/1GHz	000	NC	4750
	Samsung	K4W2G1646E-BC1A	1.5V/1GHz	111	4750	NC

For MBECLK 900MHz	brand	Description	Comment	PS_3[3:1]	R _{pu} (ohm)	R _{pd} (ohm)
gDDR3-2Gbit	skhynix	H5TQ2G63DPR-11C	1.5V/900MHz	000	NC	4750
	Micron	MT41K128M16JT-1070:K	1.35V-1.5V/900MHz	001	8450	2000
	Samsung	K4W2G1646E-MC11	1.5V/900MHz	111	4750	NC

MLPS Strap

Bits[5:1]	Bits[3:1]	Capacitor	R _{pu}	R _{pd}
PS_0[5:1]	1 1 0 0 1	NC	8.45K	2K
PS_1[5:1]	1 1 0 0 1	NC	8.45K	2K
PS_2[5:1]	0 0 0 0 0	880 nF	NC	475K
PS_3[5:1]	1 1 XXX	NC	X	X

Mapping to VRAM type please refer to page 6

Security Classification

Issued Date	Deciphered Date
2013/01/22	2014/01/21

Compal Secret Data

Security Classification	Deciphered Date
2013/01/22	2014/01/21

Compal Electronics, Inc.

Title	Size	Document Number	Rev
Main MSIC	LA-9869P	0.3	0.3




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF TWO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY ANY OTHER PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Monday, February 04, 2013 Sheet 13 of 50





MPLL_PVDD	MarsCRB	Design
220ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1

SPLL_PVDD	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1

SPLL_VDDC	MarsCRB	Design
120ohm	1	1
0.1u	1	1
1u	1	1
2.2u	1	1





Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM. ANY UNAUTHORIZED USE OF THIS INFORMATION IS STRICTLY PROHIBITED. ANY VIOLATION OF THIS POLICY WILL BE SUBJECT TO LEGAL ACTION.				Document Number
				Rev
				0.3
				LA-9869P
				Date: Monday, February 04, 2013
				Sheet 14 of 50



R_{pu} & R_{pd} resistor:
0402 1% resistors are required.


Place all these components close to GPU (Within 25mm)
and keep all component close to each other

GPU Type	Memory Bus Width	VRAM Vendor	Compal P/N	Manufacturer P/N	X76 P/N	Size per part	Configuration	Total Memory Size/Qty	PS_3[3]	PS_3[2]	PS_3[1]	R _{pu}	R _{pd}
SUN PRO-M2	64bit	Hynix	SA00003YOG0	H5TQ2G63DFR-11C	X7648051L01	2Gbit	128M*16	1GB/4pcs	0	0	0	RV20 NC	RV27 4.75K
SUN PRO-M2	64bit	Hynix	SA000065320	H5TQ2G63DFR-N0C	X7648051L02	2Gbit	128M*16	1GB/4pcs	0	0	0	RV20 NC	RV27 4.75K
SUN PRO-M2	64bit	Micron	SA00005XB10	MT41K128M16JT-107G.K	X7648051L03	2Gbit	128M*16	1GB/4pcs	0	0	1	RV20 8.45K	RV27 2K
SUN PRO-M2	64bit	Samsung	SA00005SH40	K4W2G1646E-BC11	X7648051L04	2Gbit	128M*16	1GB/4pcs	1	1	1	RV20 4.75K	RV27 NC
SUN PRO-M2	64bit	Samsung	SA000068U20	K4W2G1646E-BC1A	X7648051L05	2Gbit	128M*16	1GB/4pcs	1	1	1	RV20 4.75K	RV27 NC




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	PWR_GND
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RECEIVING DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number Custom LA-9869P	Rev 0.3
Date: Monday, February 04, 2013		Sheet 17 of 50			

CHANNEL B: 512MB/1024MB DDR3







Supported Memory Configurations: Up to 4 Gbit/part for DDR3.







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				VRAM Channel B	
Size	Document Number	LA-9869P	Rev	0.3	
Date:	Monday, February 04, 2013	ISheet	18	of 50	

SWR / LDO Mode select		
	LDO	SWR
2132R	RT24	mount LT3

※ If use 2132R, please select LDO mode as default.




LCD POWER CIRCUIT (For eDP panel only)



Mode Configure

ROM only mode : PIN 30 4.7k pull low, Pin 31 4.7k pull high.
 ※EP mode : PIN 30 4.7k pull high, Pin 31 4.7k pull low.
 EEPROM : PIN 30 4.7k pull high, Pin 31 4.7k pull high.

< ※Default mode >



R8 for power consumption
 Remove on PVT phase

	PIN15
2132S	TL_ENVDD
2132R	+LCD_VDD *

* Version R internal Power Switch, can output 1A, Rds(on)=0.2 ohm


PIN16	Accept voltage input (high level)
2132S	3.3V
2132R	1.5~3.3V

* Version R has internal level shifter, remove level shifter circuit on AMD platform


Different between 2132S and 2132R	
2132S	2132R
1. Support SWR mode	1. Support LDO mode and SWR mode 2. Internal ROM 3. Support LCD_VDD(internal Power switch) 4. Integrates Level shifter

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	LA-9869P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF HEADQUARTERS OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	0.3
		Date: Monday, February 04, 2013		Sheet	19 of 50





For LVDS 1ch Panel



For eDP Panel






Reserve for eDP panel potience issue





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2013/01/22				Deciphered Date			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.											
Title				LVDS							
Size				Document Number				Rev			
Custom				LA-9869P				0.3			
Date:				Monday, February 04, 2013				Sheet 20 of 50			

www.vinallix.vn



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	CRT
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date	Monday, February 04, 2013
				Sheet	21 of 50
				Rev	0.3


www.vinalix.vn



Change R184 and R185 from 2K to 4.7K for HDMI detect issue on Comal

HDMI POWER CIRCUIT






VIN = 5V, IOUT = 0.5A, RDS(ON) TYP=95m ; MAX=115m
 Current Limit: TYP=0.8A ; MAX=1A






HDMI Royalty

RO0000003HM


HDMI W/O Logo: RO0000001HM
 HDMI W/Logo: RO0000002HM
 HDMI W/Logo + HDCP: RO0000003HM




Q18/Q19 Change to FDV301 due to BSH111 EOL




HDMI Connector




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS SHALL BE DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-9869P
				Date	Monday, February 04, 2013
				Sheet	22 of 50
				Rev	0.3






Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Hudson-M3-ACPI/USB/EC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS IS TO BE RELEASED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9869P	0.3
				Date: Monday, February 04, 2013	Sheet 24 of 50



STRAP PINS


	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	RTC_CLK
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	ENABLE DEBUG STRAP	NON_FUSION CLOCK MODE	EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM (INTERNAL 10K PULL-UP)	S5 PLUS MODE DISABLED DEFAULT
PULL LOW	FORCE PCIE GEN1	DISABLE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLE	SPI ROM DEFAULT	S5 PLUS MODE ENABLED




DEBUG STRAPS

FCH HAS 15K INTERNAL PU-UP FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT




Check with FAE whether can delete or reserve test point or not




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	Hudson-M3-STRAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF F&E DEPARTMENT OR BE COPIED, REPRODUCED, OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9869P
				Date:	Monday, February 04, 2013
				Sheet	26 of 50




SATA HDD Conn.



SATA ODD Conn



Slot 1 Half PCIe Mini Card-WLAN





WLAN&BT Combo module circuits

	BT on module Enable	BT on module Disable
BT_ON	H	L

For isolate BT_CTRL and Compal Debug Card.

Green Clock Generator







LAN_X1_R_R @ 2
CCL10 5P_0402_50V8C

Reserved for Swing Level adjustment
(Close GCLK side)



Security Classification		Compal Secret Data		Title	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	PCle-WLAN/GCLK	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DEPARTMENT OR TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-9869P	0.3
				Date: Monday, February 04, 2013	Sheet 29 of 50

State table for MAX14641			
CB0	CB1	Mode	STATUS
0	0	AM2	2A auto-detection charger mode for Apple device. Resistor dividers are connected to DP/DM. Including DCP
0	1	AP1	Forced 1A charger mode for Apple devices. Resistor dividers are connected to DP/DM.
1	0	PM	USB pass-through mode.DP/DM are connected to TDP/TDM
1	1	CM	USB pass-through mode with CDP emulation. Auto connects DP/DM to TDP/TDM depending on CDP detection status.






Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	
SENSE B	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	
	10K	PORT-H (PIN 20)	



Card reader

please close the pin4 of UW1


please close the pin19 of UW1



For power consumption measurement and remove it after Pre-MP phase

	NC (default)	10K pull down
GPI00	Power saving mode	Normal mode


	CD_SW	WP_SW	
Card Uninsertion	Close	Protect disable	Protect Enable
		Close	Close
Card Insertion	Open	Open	Close




SPK CONN.

	Non-Harman detection	
SPK_DET0	0	ONKYO
	1	Non-Brand


Please check SPK_DET pull high 10K to +3VS




HeadPhone/LINE Out JACK




Ext.MIC/LINE IN JACK




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CR & Audio Conn.
Size		Document Number		Rev
		LA-9869P		0.3
Date:		Monday, February 04, 2013		Sheet 33 of 50




Battery Reset




Keyboard LED



NEW KEYBOARD CONN.




G-SENSOR




LED

BATT CHARGE (Blink) / FULL LED



White LED bright when both AC-adaptor is plugged in and Battery is full charged
Amber LED bright while charging battery from AC-adaptor.
Amber LED blink during Critical Low Battery

POWER LED (Blink)



White LED bright when system is power on.
White LED blink when system is sleep mode.

WLAN LED



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title	Debug/KB
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DEPARTMENT OR TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-9869P
				Date	Monday, February 04, 2013
				Sheet	35 of 50
				Rev	0.3


JPWR

1 2 3 4 5 6 7 8

ON/OFFBTN#


+5V

ACES_50611-0040N-001



The diagram illustrates the network topology with three main categories of nodes: CPU, VGA, and FCH. The CPU group includes nodes H1 through H6, each with a label like H1_H_4P2. The VGA group includes nodes H4 and H5, labeled H4_H_3P3 and H5_H_3P3. The FCH group includes nodes H8, H15, H17, H18, H29, and H21, with labels like H8_H_3P0, H15_H_3P2, H17_H_3P0, H18_H_4P0, H29_H_3P3, and H21_H_7P0. The NPTH group includes nodes H22, H9, and H16, labeled H22_H_3P2N, H9_H_3P2x3P7N, and H16_H_3P2N. The HPTH group includes nodes H7 through H13, labeled H7_H_3P0, H10_H_3P0, H11_H_3P0, H12_H_3P0, and H13_H_3P0. Red arrows indicate the direction of data flow between these nodes, showing a hierarchical structure from CPU and VGA nodes down to HPTH nodes, and from FCH and NPTH nodes down to HPTH nodes.

Pin connection diagram for JTP module. The module has pins 1-15 on the left and 2-16 on the right. Pin 15 is connected to TP_DATA <34>. Pin 14 is connected to TP_CLK <34>. Pin 13 is connected to TP_FCH_SDATA1. Pin 12 is connected to TP_FCH_SCLK1. Pin 11 is connected to +3V5. Pin 10 is connected to TP_DATA <34>. Pin 9 is connected to TP_CLK <34>. Pin 8 is connected to TP_FCH_SDATA1. Pin 7 is connected to TP_FCH_SCLK1. Pin 6 is connected to TP_DATA <34>. Pin 5 is connected to TP_CLK <34>. Pin 4 is connected to TP_FCH_SDATA1. Pin 3 is connected to TP_FCH_SCLK1. Pin 2 is connected to TP_DATA <34>. Pin 1 is connected to TP_CLK <34>. The module is labeled JTP and A060877-SAVR01.




<p>5745R1@</p> <p>SA00006KH00</p> <p>UAPU 5745R1@</p> <p>A10-5745M-AM5745SHE44HL</p>	<p>UAPU 5745R3@</p> <p>A6-5357M-AM5357DFE24HL</p>	<p>UAPU1 5357R1@</p> <p>SA00006KK00</p> <p>A6-5357M-AM5357DFE24HL</p>	<p>UAPU2 5357R3@</p> <p>A6-5357M-AM5357DFE24HL</p>
<p>UAPU 5545R1@</p> <p>SA00006KE00</p> <p>A8-5545M-AM5545SHE44HL</p>	<p>UAPU 5545R3@</p> <p>A8-5545M-AM5545SHE44HL</p>	<p>UAPU3 5145R1@</p> <p>SA00006KC00</p> <p>A4-5145M-AM5145SHE23HL</p>	<p>UAPU4 5145R3@</p> <p>A4-5145M-AM5145SHE23HL</p>
<p>UAPU 5345R1@</p> <p>SA00006KD00</p> <p>A6-5345M-AM5345SHE24HL</p>	<p>UAPU 5345R3@</p> <p>A6-5345M-AM5345SHE24HL</p>		
<p>UAPU 5757R1@</p> <p>SA00006KI00</p> <p>A10-5757M-AM5757DFE44HL</p>	<p>UAPU 5757R3@</p> <p>A10-5757M-AM5757DFE44HL</p>		
<p>UAPU 5557R1@</p> <p>SA00006KJ00</p> <p>A8-5557M-AM5557DFE44HL</p>	<p>UAPU 5557R3@</p> <p>A8-5557M-AM5557DFE44HL</p>		

777
DA8000XI000
PCB LA-9869P






PJP1 45@
CONN SET 0CL DCJACK-MB 322215-3

U1 BOLTONR3@
218-0755097 A14 BOLTON-M3




Security Classification	Compal Secret Data					
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY AIRCRAFTS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				TP/HDD LED/Screw		
				Size	Document Number	Rev
					LA-9869P	0.3
				Date:	Monday, February 04, 2013	Sheet 36 of 50


+5VALW TO +5VS
+3VALW TO +3VS
Load switch



+1.1VALW to +1.1VS



+5VS TO +5VS_ODD




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC-DC INTERFACE
Size	Document Number	LA-9869P	Rev	0.3
Date	Monday, February 04, 2013	Sheet	37	of 50


EMI Part (47.1)

Other component (37.1)



A51 need add fuse



For ML1220 RTC (38.2)




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				LA-9869P
				Rev 0.1
				Sheet 38 of 49



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	BATTERY CONN / OTP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	LA-9869P
				Date:	Sheet 39 of 49

for reverse input protection


Charger controller (40.1), Support component (40.2)




Vin Detector			
	Min.	Typ	Max.
H-->L		17.23V	
L-->H		17.63V	
ILIM and external DPM			
3.97A			

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Rev 0.1
				Date:	Sheet 40 of 49

www.vinafix.vn






1.5V
Peak Current 12A
OCP current 13.34A
FSW=300kHz
DCR 8.3 ~ 10mohm
TYP MAX
H/S Rds(on) : 27mohm , 34mohm
L/S Rds(on) : 10.8mohm , 13.6mohm

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off (Discharge)	Off (Discharge)	Off (Discharge)


Note: S3 - sleep ; S5 - power off

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2011/06/24	Deciphered Date	2012/07/12	Title	1.5VP/0.75VSP/1.8VSP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE SECRETARILY DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-9869P	0.1
Date:	Sheet		42	of	49	

1.8V controller (35.15), Support component (35.16)




1.1V controller (35.27), Support component (35.28)



The current limit is set to 8A, 12A or 16A when this pin is pull low, floating or pull high respectively.

Security Classification			Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/09/06	Deciphered Date	2015/09/06	Title	+1.8VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT TO ANY OTHER DIVISION OR TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	LA-9869P	0.1
				Date:	Monday, February 04, 2013	Sheet 43 of 49


1.2V controller (35.7), Support component (35.8)



1.2V
Peak Current 7A
OCP current 12A
FSW=800kHz

H/S Rds(on) : 22mohm ,
L/S Rds(on) : 11mohm ,

2.5V controller (35.13), Support component (35.14)




Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date		2012/09/06		Deciphered Date		2015/09/06	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title			
				+1.2VSP/+2.5VSP			
				Size Custom		Document Number	
				LA-9869P		0.1	
Date:		Monday, February 04, 2013		Sheet 44 of 49			

www.vinafix.vn


CPU controller (36.1), Driver (36.2) Support component (36.3)

+APU_CORE_NB		LOATE1
TDC (AB) 22A	(C) 30A	
EDC (AB) 33A	(C) 40A	
OCP current (AB) 41.51A		
Load line -4mV/A		
FSW=450kHz		
DCR 1mohm ~1.2mohm		
	TYP	MAX
H/S Rds(on)	: 7.4mohm ,	8.8mohm
L/S Rds(on)	: 2.6mohm ,	3.1mohm





VGA controller (43.1),Driver (43.2) Support component (43.3)

EMI Part (47.1)



0.95V controller (35.11), Support component (35.12)




0.95v
Peak Current 4A
OCP current 16A
FSW=800kHz

H/S Rds(on) :22mohm ,
L/S Rds(on) :11mohm ,

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2011/08/16				Deciphered Date			
2012/08/15				Title				+1.5VPCIE/0.935V			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE REPRODUCED, COPIED, OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC.				Size				Document Number			
LA-9869P				Date				Monday, February 04, 2013			
Rev 0.1				Sheet				47 of 49			


CPU_Core output CAP (Including MLCC) 36.4



Local


+APU_CORE_NB

GFX output CAP (Including MLCC) 36.5



+APU_CORE_NB


Local



Richland	330uF*9m	22uF	0.01u	0.22uF	180P
VDD	4	15	5	4	4
VDD_NB	1	4		2	3

+VGA_CORE

+VGA_CORE +VDDC



VGA	560u x1	10u x 4	1u x30

VGA_Core output CAP (Including MLCC) 43.9)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/07/29	Deciphered Date	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Size A3	Document Number	Rev 0.1
		Date	Monday, February 04, 2013	Sheet 48 of 49

www.vitalix.vn

Item	Reason for change	PG#	Modify List	Date	Phase
------	-------------------	-----	-------------	------	-------

Item	Time (When)	Page (Where)	Location / Discription (How / What)	Request (Who)
1	EVT-2012/11/28	P39-PWR-BATTERY CONN / OTP	change PF2 vendor for cost down plane	PWR
2	EVT-2012/11/28	P41-PWR-+3VALW/5VALW	change PR337 235K to 210K & PR5357 156k to 174k	PWR
3	EVT-2012/11/28	P41-PWR-+3VALW/5VALW	Delate PC351 add PC353 150u D2 cap	PWR
4	EVT-2012/11/28	P43-PWR_+1.8VSGP/+1.1VALWP	change PC157 220u H=4.5mm to 330u D2 cap H=2mm	PWR
5	EVT-2012/11/28	P43-PWR_+1.8VSGP/+1.1VALWP	change PR158 16.2K to 17.4K	PWR
6	EVT-2012/11/28	P50-PWR-CPU_CORE	change the PC1101 560u to 330u	PWR

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/12/13	Deciphered Date	2013/12/13	Title	PIR (PWR)
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE COMPANY OR ANY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE REPRODUCED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size Custom	Document Number VCUAA Rev 0.2
Date: Monday, February 04, 2013				Sheet	49 of 50

HW PIR (Product Improve Record)

VDKTE LA-9869P SCHEMATIC CHANGE LIST
REVISION CHANGE: 0.2
GERBER-OUT DATE: 2012/12/25

Item	Page	Date	Request	Solution
1)	21	2012/12/04a	For CRT undershoot issue	Add R66 & R67 for CRT issue.
2)	14	2012/12/04a	For VGA_CORE display	unomunt CR103.
3)	22	2012/12/13a	For EMI request	Change L8/L9/L10/L11 part number for EMI request.
4)	34	2012/12/13a	For change EC PIN	Change 1.1VPWR_EN from pin 71 to pin 127 and USB_EN#0 from pin84 to pin 23.
5)	19	2012/12/14a	For LVDS translator	Delete all of RTD2132S components.
6)	31	2012/12/14a	For S&C port wake	Add CHG_PWR_GATE# on U15 pin 1 and connect to EC pin82.
7)	24	2012/12/17a	For leakage with FXS_PWREN	Change Power rail from +3VALM_FCH to +3VALW on R216 pin1
8)	07	2012/12/22a	For leakge	Delete R47, D18.
9)	24	2012/12/22a	For NV suggestion	Add R283 & Q30.
10)	34	2012/12/25a	For S&C port wake	Add RB25.

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/01/22	Deciphered Date	2014/01/21	Title
				HW-PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev 0.9
Doc No	LA-9869P	Ver	04.201	Rev 0.9